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Abstract—in this paper, a plug’n’play control strategy proposed 
for modular online UPS system is presented, which allows to plug 
the UPS modules in or out randomly. This provides a lower 
difficulty for the maintenance of the whole system. A two level 
control scheme was proposed, including local controllers to 
achieve active and reactive power sharing and central controllers 
to maintain synchronization capability, which allows the online 
UPS modular system having faster dynamic performance 
according to the standard IEC 62040-3. A detailed small signal 
mathematical model was developed in order to analyze the 
proposed modular online UPS system. Experimental results and 
data are presented to validate the stability analysis and support 
the proposed plug’n’play control feasibility. 
Index Terms—modular online UPS system, phase control, 
stability analysis. 
NOMENCLATURE 
kpv_sec Voltage proportional term in central controller 
kiv_sec Voltage integer term in central  controller 
kpθ_sec Phase proportional term in central controller 
kiθ_sec Phase integer term in central controller 
ΔEmi  RMS voltage of DC/AC #i 
ΔEri  Amplitude reference of DC/AC #i 
Δδpi Phase angle of DC/AC #i 
Δδri Phase reference of DC/AC #i 
Δδoi Phase angle of output voltage of DC/AC #i 
ΔQavi Output reactive power of DC/AC #i 
kph  Phase regulation coefficient based on reactive 
power 
ΔEoi Output voltage of DC/AC #i 
ωfm  Cutoff frequency of equivalent low pass filter for 
RMS calculation 
kpp PLL proportional term  
kip PLL integral term  
ΔEr Matrix for amplitude reference  
Kpv  Matrix for voltage proportional term in central 
controller 
Kiv  Matrix for voltage integer term in central 
controller 
ΔEm Matrix for RMS voltage  
ΔEo Matrix for output voltage  
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Δδr Matrix for phase reference  
Δδp Matrix for phase angle of DC/AC module 
Kpθ  Matrix for phase proportional term in central 
controller 
Kiθ Matrix for phase integer term in central controller 
Kph Matrix for phase regulation coefficient 
Kpp Matrix for PLL proportional term 
Kip Matrix for PLL integral term 
ΔQav Matrix for output reactive power  
ΔEδo Combined matrix of output voltage and phase  
eodi d-axis component of output voltage of DC/AC #i 
eoqi q-axis component of output voltage of DC/AC #i 
Eodq Matrix of output voltage dq component  
erdi  d-axis component of reference voltage of DC/AC 
#i 
erqi  q-axis component of reference voltage of DC/AC 
#i 
ΔEδr  Combined matrix of reference voltage and phase  
Erdq Matrix of reference voltage dq component  
In nxn identity matrix 
Zpi Line impedance for DC/AC #i 
ZL  Load impedance  
Ypi Line admittances for DC/AC #i 
YL  Line admittances  
Yo  Matrix for line and load impedance 
iodq Matrix for dq component of output current 
Zpi Line impedance for DC/AC #i 
Δqi Reactive power oscillation of DC/AC #i 
Io Matrix for dq component of output current 
Eo Matrix for dq component of output voltage 
qi Reactive power after low pass filter of DC/AC #i 
ωf  Cutoff frequency of power low pass filter 
Zv  Matrix for virtual impedance 
Zvr Matrix for virtual impedance in complex field 
I. INTRODUCTION 
OWDAYS a large number of advanced electric equipment, 
such as medical equipment, communication facilities and 
data centers, are penetrating into our daily life [1]. Online UPS 
system is becoming an effective equipment to solve the 
concerns about the power quality and reliability [2], [3]. In [4] 
and [5], a kind of poor power factor UPS structure is proposed 
using rectifier and battery as the DC source of the UPS while a 
PFC is chosen to form the DC side in order to enhance UPS 
power factor performance in [6] and [7].  For the sake of 
smaller current and voltage stress and multi-output 
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functionality, structures based on dual active bridge (DAB) 
converter are presented in [8] and [9]. Compared with the 
aforementioned structures, modular parallel online UPS 
systems are receiving more and more attention due to their high 
flexibility [10]. Due to the physical parameters differences that 
may cause high circulating currents among the paralleled 
DC/AC modules, parallel algorithms, like those proposed in 
[11]-[31], are becoming essential technology in the 
implementation of a modular online UPS system. Active and 
reactive power sharing, voltage amplitude, frequency and phase 
are common basic elements that most of parallel control 
algorithms are taken into consideration in modular UPS 
systems. 
By considering the existence of intercommunications, 
parallel technology can be categorized into two main groups 
[11]. With these critical communications among the modules, 
active and reactive power are well controlled and equally 
shared among different modules. For instance, centralized 
control [12], master-slave control [13], [14] and average load 
sharing control [15] are three of the main techniques that rely 
on inter-communications. However, these critical 
intercommunications bring about some serious issues, such as 
reduced reliability, robustness and modularity.  
As a consequence, parallel control based on droop methods 
have been proposed [16]-[23]. Basic type of droop control 
(mainly a P-controller for power regulation) is proposed in 
[16]-[20]. Hereby, it is assumed that the output impedance of 
the DC/AC in the UPS is mainly inductive. Thus, the active 
power of each DC/AC module is calculated in order to modify 
its own output voltage frequency, while reactive power is also 
required to regulate output voltage amplitude. Thus output 
voltage of different DC/AC modules is regulated to the same 
value, while contributing to both active power and reactive 
power sharing among them. In order to analyze droop 
controller impact on system performance, detailed 
mathematical models are established [20]. Moreover, by 
modifying the DC/AC output impedance, the control can be 
simplified and improved. So virtual impedance concept is 
introduced by [21]. Additionally, in [22], derivative component 
of the active and reactive power regulation is considered in 
order to enhance the parallel accuracy. Accurate small-signal 
analysis has been achieved on both stability impacts and 
controller parameters selection. However, droop-controlled 
UPS system output voltage frequency and amplitude are 
inherently load-dependent. Thus, serious frequency deviations 
may occur under heavy-load operation, being not acceptable for 
bypass operation in online UPS system. On the other hand, 
output voltage amplitude slightly changes according to 
different load currents. As a result, secondary controllers are 
proposed to compensate such a kind of voltage and frequency 
deviations [27].  
Furthermore, in addition of the adjust of frequency, a phase 
loop can be included, which allows the increasing of the gain 
droops to get a faster response, but keeping the system damping 
level, that is, it is possible to accelerate the response without 
leading the system to a under-damped condition [24], [25]. 
Additionally, active power sharing among DC/AC modules 
Fig. 1. Modular online UPS system structure. 
should be also taken into consideration.  Instead of using only 
active and reactive power as the feedback for power regulation, 
a power reference is inserted into the regulation loop in [28] to 
enhance a faster dynamic performance. Moreover, a cross 
combination of active and reactive power feedback is 
considered in [29]. In order to achieve a tight control on power, 
a PI or PD controller for power regulation is used in [30]. 
Virtual impedance, mentioned in [27], shows outstanding 
improvements on both power sharing and harmonic current 
sharing performance. Since in the proposed online UPS system, 
inductor current is measured to achieve inner current loop, a 
virtual impedance loop is inserted into the inner control loop to 
achieve both active power and harmonics sharing. Thus a 
voltage amplitude drop may occur due to the virtual impedance 
loop. Thus special efforts must be taken to compensate the 
output voltage phase shift and amplitude drop. As shown in Fig. 
1, two conventional PI controllers, Gv_rec and Gph_rec, are used to 
restore output voltage amplitude and to adjust the phase shift in 
order to keep the UPS system output voltage tightly 
synchronized with the utility grid voltage. In Fig. 1, different 
color lines in the CAN bus network denote different 
communication addresses for each phase. Each DC/AC module 
receives the amplitude and phase recover value through the 
CAN bus network. However, it can be seen that such kind of 
control architecture relies too much on the communication 
network. The central controller should be confirmed of the 
exact working numbers of the DC/AC modules in order to 
calculate the voltage amplitude and phase recovery reference. 
This will decrease the system reliability and increase the 
maintain cost of the system. 
In order to achieve plug’n’play capability, an improved 
control architecture is proposed as shown in Fig. 2 by 
measuring voltage and frequency directly from the AC critical 
bus and removes the average blocks. Thus the central controller 
can operate at any time without knowing the exact numbers of  
V1a V2a Vna
δ1a δ2a
δna
Va_ref δa_ref
va_rec δa_rec
AC bus
V1a
δ1a
V2a
Vna
δ2a
δna
vb_recvc_rec
δb_rec δc_rec
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Fig. 2. Proposed Plug n' play control diagram. 
DC/AC modules. Moreover, a small signal mathematical model 
is established to analyze critical parameters performance on the 
proposed online UPS system output voltage.  
This paper is organized as follows. Section II depicts 
proposed plug’n’play control diagram. Section III shows the 
small signal modeling and the stability analysis with the 
experimental results is shown in Section IV. Section V presents 
the improved control experimental results. Finally, conclusions 
are given in Section VI.  
II. PROPOSED CONTROL 
The proposed plug’n’play control diagram is presented in 
Fig. 2. It can be observed that the central controller measures 
the AC bus voltage directly without using the average block 
((V1a+V2a+….Vna)/n) used in Fig. 1. With the previous control, 
the exact number of the connected units must be refreshed in 
real-time to allow the correct calculation of the average value. 
For instance, if one DC/AC module plugs out and the n is kept 
the same, the output of average block will become smaller, 
which means that the feedback for the central controller will 
send an improper value for each unit in order to compensate the 
output voltage, which will affect the AC bus voltage 
controllability. Similarly, for phase regulation in the central 
controller, an improper average value calculation will imply a 
wrong phase compensation value, resulting in an abnormal 
system operation. In addition, average block depends too much 
on the communication network, which will decrease the system 
reliability. 
Hereby two typical PIs are used to recover the voltage 
amplitude and phase, 
 _ _ sec _ secv rec pv ivG k k s= +   (1) 
 _ _ sec _ secph rec p iG k k sθ θ= +   (2) 
The inner loop for the DC/AC modules is considered in αβ 
frame, which is shown in Fig. 3. References are modified in abc  
 
Fig. 3.  DC/AC Module individual layer control loop diagram. 
 
Fig. 4. Bode diagram of inner loop. (a) Bode diagram with variable kpv. (b) Bode 
diagram with variable kpc. 
frame and then transferred to αβ frame as shown in Fig. 3. Two 
conventional PR controllers are used for the voltage and current 
loop, 
 2 2 2 2
5,7
( )
( )
rv hrv
v pv
ho o
k s k sG s k
s s hω ω=
= + +
+ +∑   (3) 
 2 2 2 2
5,7
( )
( )
rc hrc
c pc
ho o
k s k sG s k
s s hω ω=
= + +
+ +∑   (4) 
being kpv, krv, ωo, khrv, h, kpc, krc and khrc as voltage proportional 
term, fundamental frequency voltage resonant term, 
fundamental frequency, the hth harmonic voltage compensation 
term, harmonic order, current proportional term, fundamental 
frequency current resonant term and the hth harmonic current 
compensation term respectively. The local controller has the 
ability of compensating harmonics due to nonlinear load, 
whose behavior in closed loop is shown in Fig. 4. Hereby the 
local controller bandwidth is designed to be around 1.5kHz 
 
+
+Reactive Power 
Calculation
-
iLabc
-
+ +
-
vCabc δnkref
kph
Gv(s) Gc(s) PWM+Filter
vcvαβ_ref
vcαβ iLαβ
Qnk
Virtual Resistor
δn
vnk sin( )nk g nv tω δ δ+ +
vnk_ref
Local loop for DC/AC modules
-
RviriLabc
vabcref
Power Sharing Loop abc to αβ
transformation
Phase equal loop
kpv is increasing 
from 0.25 to 2
(a)
(b)
kpc is increasing 
from 0.5 to 5
50Hz 5th 7th 
50Hz 5th 7th 
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since the switching frequency is 10kHz. And the parameters 
range is chosen to be around the parameters shown in TABLE 
I- Control Parameters (DC/AC modules). At the same time, a 
bypass behavior is achieved at both 50Hz and harmonic 
frequency point (250Hz, 350Hz). Also 0dB is achieved at these 
frequency points. 
As mentioned in [22], when the DC/AC output impedance is 
designed to be mainly resistance, the active power and reactive 
power that DC/AC module injects into the AC bus can be 
regulated by output voltage amplitude and phase angle 
respectively. Thus a virtual impedance loop and a Q–ϕ droop 
are embedded into the control scheme to realize parallel 
operation and power sharing as shown in Fig. 3,  
 nk nkref ph nkk Qδ δ= −   (5) 
 nk nkref Labc virv v i R= −   (6) 
where n is the number of DC/AC module (1, 2, 3…N), k is the 
phase order (a, b, c), Vnkref  the nominal voltage reference, Rvir 
the virtual resistor, δnkref the nominal phase reference, kph the 
phase regulating coefficients, and Qnk the reactive power of 
each phase of each DC/AC module. Hereby, instead of 
modifying frequency, the proposed control regulates the phase 
angle according to output power. Thus a better frequency 
behavior is achieved.  
III. SMALL SIGNAL MODEL AND STABILITY ANALYSIS 
This Section presents the small-signal model derivation 
process for the proposed online UPS system. Before modeling 
the system, some assumptions must be kept in mind, which are 
described as follows: 
1) Consuming that the inner loop for DC/AC modules is well 
tuned and working well. Also the proposed controller 
presented in Fig. 5 presents a lower bandwidth compared 
to the PR internal controllers since they include low pass 
filters in the phase and voltage loops, as well, the PLL 
naturally presents a lower bandwidth compared to its 
central frequency. Thus the DC/AC modules can be 
considered as an ideal voltage source. 
2) Since local controllers are carried out in the 
stationary-reference-frame (αβ), mathematical model is 
fully considered in αβ frame as well. 
A. Small Signal Model for the Proposed Controller 
In Fig. 5, the small signal model for the proposed controller 
is presented, where the LC filters of the three DC/ACs are 
connected to the same AC critical bus. 
Thus, 
( )1 2 3 1 2 3 3o o o o o o oE E E E E E E∆ = ∆ = ∆ = ∆ = ∆ + ∆ + ∆   (7) 
( )1 2 3 1 2 3 3o o o o o o oδ δ δ δ δ δ δ∆ = ∆ = ∆ = ∆ = ∆ + ∆ + ∆   (8) 
being ΔEo, ΔEo1, ΔEo2 and ΔEo3 the AC critical bus voltage, 
DC/AC #1 output voltage, DC/AC #2 output voltage and 
DC/AC #3 output voltage respectively and Δδo, Δδo1, Δδo2 and 
Δδo3 the AC critical bus phase, DC/AC #1 phase, DC/AC #2 
phase and DC/AC #3 phase. 
As a result, the ΔEm1 can be derived, 
 
Fig. 5. Block diagram of the small-signal model for the proposed control. 
( )
( )
1 1 2 3
1 2 3
1
3
1
3
fm fm
m o o o o
fm fm
m m m
E E E E E
s s
E E E
ω ω
ω ω
∆ = ∆ = ∆ + ∆ + ∆
+ +
= ∆ + ∆ + ∆
  (9) 
being ΔEm1 the RMS voltage value of DC/AC #1. Similar 
equation can be obtained in DC/AC #2 and #3. 
Since voltage restoration is carried out in phase and 
amplitude respectively, the small-signal model can be derived 
by considering the two main loops, namely RMS voltage 
restoration loop and phase regulation loops, 
1 1
_ sec _ sec _ sec
2 _ sec _ sec _ sec 2
_ sec _ sec _ sec
3 3
_ sec _ sec _ sec
_ sec _ sec _ sec
_ sec _ sec _ se
1
3
1
3
r m
pv pv pv
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r m
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iv iv iv
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E Ek k k
E k k k E
k k k
E E
k k k
k k k
k k k
• •
• •
• •
   ∆ ∆    
    ∆ = − ∆    
     ∆ ∆   
   
−
1
2
c 3
m
m
m
E
E
E
  ∆ 
   ∆   
   ∆  
  (10) 
1 1
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2 _ sec _ sec _ sec 2
_ sec _ sec _ sec
3 3
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_ sec _ sec _ sec
_ se
1
3
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3
r p
p p p
r p p p p
p p p
r p
i i i
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i
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k k k
k k k
k k k
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k
θ θ θ
θ θ θ
θ θ θ
θ θ θ
θ θ θ
θ
δ δ
δ δ
δ δ
• •
• •
• •
   ∆ ∆    
    ∆ = − ∆    
     ∆ ∆   
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−
1
2
c _ sec _ sec 3
1
2
3
0 0
                 0 0
0 0
p
p
i i p
av
ph
ph av
ph
av
k k
Qk
k Q
k
Q
θ θ
δ
δ
δ
•
•
•
   ∆
   ∆   
   ∆   
 ∆  
  + ∆  
    ∆ 
 
  (11) 
RMS block is considered as a low pass filter, as shown in Fig. 
5. Thus, output voltage dynamics can be expressed as, 
…
+
-
+
+ +
+
+
+
+
++
-+
-
PIPLL
fm
fms
ω
ω+
∫
ΔEo
ΔEm1
Δδo
ΔEo1
Δi1
ΔQav1 kph
Gph_rec
Gv_rec
ΔEo
Δδo
Δi1
sin
Zvir DC/AC 
Δvαβref = 0
Δδgrid = 0
Δωp1
Δδp1
ΔEr1
Δδr1
ΔEo
Δδo
L
O
A
D
PLL
fm
fms
ω
ω+
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Fig. 6. PLL scheme diagram. 
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1
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3
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2
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E E
E
E
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•
•
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   + ∆   
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  (12) 
being ΔEoi the output voltage of DC/AC #i and ωfm the cutoff 
frequency of low pass filter. Thus (10) can be rewritten as, 
 
1
1 1
2 1 2 2 2
3 3
3
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r m o
m o
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E X E X E
E E
E
•
•
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 
  (13) 
where, 
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According to the PLL scheme shown in Fig. 6, phase errors 
are derived as, 
1sin( ) cos( ) (sin( ) sin( ))
2o p o p o p
errorα δ δ δ δ δ δ= = + + −   (14) 
1cos( )sin( ) (sin( ) sin( ))
2o p o p o p
errorβ δ δ δ δ δ δ= = + − −   (15) 
So that the output of the detector is defined as, 
 o perror error errorα β δ δ= − ≈ −   (16) 
From the perspective of small-signal analysis, the output of 
the phase detector is considered as (Δδo–Δδp). Consequently, 
based on (8), phase-signal equations are derived as, 
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  (17) 
where, 
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 , 6
0 0
0 0
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 
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  
  
being kpp the proportional term and kip the integral term in PLL 
scheme, respectively. As a result, a series of differential 
equation system is derived in a symbolic way as shown in 
(18)-(21) by combining (11), (13) and (17) it yields, 
 ( )r pv fm iv m pv fm oE K K E K Eω ω
•
∆ = − ∆ − ∆   (18) 
 r p p i p ph avK K K Qθ θδ δ δ
• • •
∆ =− ∆ − ∆ + ∆   (19) 
 p PP o ip o pp p ip pK K K Kω δ δ ω δ
• •
∆ = ∆ + ∆ − ∆ − ∆   (20) 
 p pδ ω
•
∆ = ∆   (21) 
Considering the vectors ΔXr and ΔXo represented by, 
 
T
r ri ri pi piX E δ ω δ ∆ = ∆ ∆ ∆ ∆    (22) 
 
T
o oi oi pi piX E δ ω δ ∆ = ∆ ∆ ∆ ∆    (23) 
The differential equations (18)-(21) can be rewritten as, 
 
0 7
0 0 0 0
0 0 0 0
0 0 0
0 0 0 0
0
0 0
0 0 0
0 0 0
r o
pp
pv fm iv
ph
m av
X X X X
K
K K
K
E Q
ω
• •
•
 
 
 ∆ = ∆ + ∆
 
 
 
      
      
      + − ∆ + ∆      
             
  (24) 
+
+
+
-
Eoα
Eoβ
VCO ∫
sin(δo)
cos(δo)
cos(δp)
sin(δp)
δp ωp
ω
PIp
LPF
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where 
7
3
0 0 0
0 0
0
0 0 0
pv fm
p i
ip pp ip
K
K K
X
K K K
I
θ θ
ω− 
 − − =
 − −
 
 
 
Here ΔXr and ΔXo are two vectors with 12 variables since 
ΔEri, Δδri, Δωpi, Δδpi, ΔEoi and Δδoi represent 1x3 matrixes. 
Hence (24) can be rewritten as, 
1 2 3 4or o m avX M X M X M E M Q
• • •
∆ = ∆ + ∆ + ∆ + ∆   (25) 
As for the DC/AC inner control loops, only phase and 
amplitude of output voltage should be taken into consideration. 
However, the reactive power is calculated in a Cartesian 
coordinate system. So that output voltage of DC/AC is 
represented,  
 oi odi oqiE e je= +
d
  (26) 
where, cosodi oi oie E δ=  , sinoqi oi oie E δ=  , 
 arctan( )oi oqi odie eδ =   (27) 
Linearizing (27) at the equilibrium point, 
 
       
oi oi
oi odi oqi
odi oqi
odi odi oqi oqi
e e
e e
m e m e
δ δ
δ
∂ ∂
∆ = ∆ + ∆
∂ ∂
= ∆ + ∆
  (28) 
where, 2 2( )odi oqi odi oqim e e e= − +  , 
2 2
oqi odi odi oqim e e e= +   
The amplitude of the output voltage is represented as, 
 2 2oioi odi oqiE E e e= = +
d
  (29) 
Its linearization form around the equilibrium point is derived 
as, 
 oi odi odi oqi oqiE n e n e∆ = ∆ + ∆   (30) 
where 2 2odi odi odi oqin e e e= +  , 
2 2
oqi oqi odi oqin e e e= +   
Thus the vector oiE
d
  can be derived as,  
1 1 11
2 2 12
3 3 23
1 1 21
2 2 32
3 3 33
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
od oq odo
od oq oqo
od oq odo
od oq oqo
od oq odo
od oq oqo
n n eE
n n eE
n n eE
m m e
m m e
m m e
δ
δ
δ
∆     
    ∆     
    ∆
=     ∆     
    ∆
    
∆          
  (31) 
Rewriting (31) in symbolic form, 
 o o odqE T Eδ∆ =   (32) 
Thus the vector ΔXo (23) can be converted to its vertical 
coordinate form ΔXodq as follows, 
 
6
0
0
o
o odq odq odq
T
X X T X
I
 
∆ = ∆ = ∆ 
 
  (33) 
and ΔXodq is, 
1 2 3
T
odq odq odq odq pi piX e e e ω δ ∆ = ∆ ∆ ∆ ∆ ∆    (34) 
Furthermore, the same transformation process can be applied 
to the vector Eri, 
 ri rdi rdi rqi rqim e m eδ∆ = ∆ + ∆   (35) 
 ri rdi rdi rqi rqiE n e n e∆ = ∆ + ∆   (36) 
where 2 2( )rdi rqi rdi rqim e e e= − +  , 
2 2( )rqi rdi rdi rqim e e e= +  , 
2 2
rdi rdi odi oqin e e e= +  , 
2 2
rqi rqi odi oqin e e e= +  . 
 Thus, it yields to, 
1 1 11
2 2 12
3 3 23
1 1 21
2 2 32
3 3 33
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
rd rq rdr
rd rq rqr
rd rq rdr
rd rq rqr
rd rq rdr
rd rq rqr
n n eE
n n eE
n n eE
m m e
m m e
m m e
δ
δ
δ
∆     
    ∆     
    ∆
=     ∆     
    ∆
    
∆          
  (37) 
Symbolically, (37) is rewritten as follows, 
 r r rdqE T Eδ∆ =   (38) 
and the vector ΔXr is derived as, 
 
6
0
0
r
r rdq rdq rdq
T
X X T X
I
 
∆ = ∆ = ∆ 
 
  (39) 
where 
1 2 3
T
rdq rdq rdq rdq pi piX e e e ω δ ∆ = ∆ ∆ ∆ ∆ ∆    (40) 
Substituting (33) and (39) in (25), it yields to, 
 1 2
3 4                  
rdq rdq odq odq odq odq
m av
T X M T X M T X
M E M Q
• •
•
∆ = ∆ + ∆
+ ∆ + ∆
  (41) 
which describes the small signal behavior of the controller 
presented in Fig. 5 around a certain equilibrium point by 
considering ΔEm and ΔQav as the input variables.  
B. Small Signal Model for the Whole System 
The load impedance and line impedances of the system can 
be defined respectively as, 
 pi pi piZ R jX= +   (42) 
 L L LZ R jX= +   (43) 
which admittances are shown as follows, 
 1pi piY Z=   (44) 
 1L LY Z=   (45) 
Consequently, the output currents can be derived as, 
1 111 11 12 12 13 13
1 111 11 12 12 13 13
2 221 21 22 22 23 23
2 221 21 22 22 23 23
3 31 31 32 32 33 33
3 31 31 32 32 33 33
od od
oq oq
od od
oq oq
od o
oq
i eG B G B G B
i eB G B G B G
i eG B G B G B
i eB G B G B G
i eG B G B G B
i B G B G B G
− − −   
   
   
   − − −
=   
   
   − − −
   
     
3
3
d
oqe
 
 
 
 
 
 
 
 
  
  (46) 
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where 
 cij ij ijY G jB= +   (47) 
Thus (46) can be expressed in symbolic form as, 
 odq o odqi Y e=   (48) 
and by linearizing (48), it yields, 
 odq o odqi Y e∆ =   (49) 
Since reactive power is obtained through an orthogonal 
system as, 
 i odi oqi oqi odiq e i e i= −   (50) 
Then, the small signal form of the reactive power is 
presented as, 
 
1 1
1 1
1
2 2
2
2 2
3
3 3
3 3
od od
oq oq
od od
o o
oq oq
od od
oq oq
e i
e i
q
e i
q I E
e i
q
e i
e i
∆ ∆   
   ∆ ∆   ∆     ∆ ∆ ∆ = +     ∆ ∆    ∆     ∆ ∆
   
∆ ∆      
  (51) 
where 
1 1
2 2
3 3
0 0 0 0
0 0 0 0
0 0 0 0
oq od
o oq od
oq od
i i
I i i
i i
 −
 = − 
 − 
 , 
1 1
2 2
3 3
0 0 0 0
0 0 0 0
0 0 0 0
oq od
o oq od
oq od
e e
E e e
e e
 −
 = − 
 − 
 . 
Thus the symbolic form for (50) is derived as, 
 o odq o odqq I e E i∆ = ∆ + ∆   (52) 
By substituting (49) into (52), it yields,  
 ( )o o o odqq I E Y e∆ = + ∆   (53) 
Considering the first order low pass filter used to calculate 
the reactive power, it can be obtained, 
 favi i
f
Q q
s
ω
ω
=
+
  (54) 
and the linearization form of the filter is obtained as follows, 
 
1
1
2 2
3
3
1
2
3
0 0
0 0
0 0
0 0
               0 0
0 0
av
f av
av f av
f av
av
f
f
f
Q
Q
Q Q
Q
Q
q
q
q
ω
ω
ω
ω
ω
ω
•
•
•
 ∆    ∆ 
     ∆ = − ∆     
     ∆  ∆ 
 
  ∆ 
   + ∆   
   ∆  
  (55) 
By combining (53), its symbolic form is, 
 ( )av f av f o o o odqQ Q I E Y eω ω
•
∆ = − ∆ + + ∆   (56) 
Relating the vector eodq with Xodq, we can rewrite (56) as, 
 ( )av f av f o o o xdq odqQ Q I E Y K Xω ω
•
∆ = − ∆ + + ∆   (57) 
where 
1 0 0 0 0 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0 0 0 0 0
0 0 1 0 0 0 0 0 0 0 0 0
0 0 0 1 0 0 0 0 0 0 0 0
0 0 0 0 1 0 0 0 0 0 0 0
0 0 0 0 0 1 0 0 0 0 0 0
xdqK
 
 
 
 
=  
 
 
 
 
  
Considering (12) in a symbolic way and relating the vector 
ΔEo with ΔXo, 
 o x o x odq odqE K X K T X∆ = ∆ = ∆   (58) 
where 
1 0 0 0 0 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0 0 0 0 0
0 0 1 0 0 0 0 0 0 0 0 0
xK
 
 =  
  
  (59) 
Thus (12) can be rewritten as, 
 m fm m fm x odq odqE E K T Xω ω
•
∆ = − ∆ + ∆   (60) 
Finally, an equation system composed by (41), (57) and (60) 
is obtained. On the other hand, there is a virtual impedance loop 
between Er and Eo that can be expressed as, 
 ri oi oivE E Z I= +
d d d
  (61) 
where 
1 1
2 2
3 3
0 0
0 0
0 0
v v
v v v
v v
R jX
Z R jX
R jX
+ 
 = + 
 + 
 
Thus, 
 rdqi odqi vr odqie e Z i= +   (62) 
where 
1 1
1 1
2 2
2 2
3 3
3 3
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
0 0 0 0
v v
v v
v v
vr
v v
v v
v v
R X
X R
R X
Z
X R
R X
X R
− 
 
 
 −
=  
 
 −
 
  
  
Substituting (48) in (62), it yields, 
 
( )6     
rdqi odqi vr o odqi
vr o odqi ZY odqi
e e Z Y e
I Z Y e K e
= +
= + =
  (63) 
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By linearizing (63), we can obtain the following small signal 
approximation, 
 rdqi ZY odqie K e∆ = ∆   (64) 
Then, relating (64) with ΔXrdq and ΔXodq, it can be obtained: 
 
6
0
0
ZY
rdq odq rdq odq
K
X X K X
I
 
∆ = ∆ = ∆ 
 
  (65) 
 
6
0
0
ZY
rdq odq rdq odq
K
X X K X
I
• • • 
∆ = ∆ = ∆ 
 
  (66) 
By combining (41) and (66), it yields, 
 1 2
3 4                        
rdq rdq rdq odq odq odq odq
m av
T K X M T X M T X
M E M Q
• •
•
∆ = ∆ + ∆
+ ∆ + ∆
  (67) 
Considering (57) and (67), we can rewrite (66) as, 
( )( )1 2 4
1 1
3 4
rdq km odq f o o o xdq odq
km m km f av
X T M T M I Y E K X
T M E T M Q
ω
ω
•
−
•
− −
∆ = + + ∆
+ ∆ − ∆
  (68) 
where 
 1km rdq rdq odqT T K M T= −   (69) 
Based on (57), (60) and (68), we can write the following 
state-space equation, 
 
rdq
rdq
m m
av
av
X
X
E A E
Q
Q
•
•
•
 ∆  ∆ 
   ∆ = ∆   
   ∆ ∆ 
 
  (70) 
which depicts the performance of the system around the 
equilibrium point under an initial condition by giving a 
disturbance, hereby  
( )
1 1
8 3 4
0
0
km km f
fm x odq fm
f o o o xdq fm
X T M T M
A K T
I E Y K
ω
ω ω
ω ω
− − −
 = − 
 + − 
  (71) 
where ( )( )18 2 4km odq f o o o xdqX T M T M I Y E Kω−= + +  . 
IV. STABILITY ANALYSIS 
In order to achieve the stability analysis of the system, load 
step was carried out in the experimental setup, which is shown 
in Fig. 7. The critical parameters are shown in TABLE I. 
Through dSpace, experimental data are extracted from the 
experimental setup, plotted in Matlab and compared with poles 
movement obtained from the mathematical model in order to 
analyze the six critical parameters impacts on system 
performance. 
Fig. 8(a) presents the system dynamics in case of changing 
kpv_sec. Since the model is considered in αβ frame, rms value of 
the AC critical bus is processed in αβ frame, ie 230V rms means 
281.69V in αβ frame. It can be seen that, with kpv_sec being 0.5,  
TABLE I 
PARAMETERS FOR MODEL TEST 
Symbol Parameter Values 
Load 
ZL1 Load 1 (each phase) 230Ω 
ZL2 Load 2 (each phase) 230Ω//57Ω//27μF 
Measure Parameters 
ωf 
Reactive power measuring cut-off 
frequency 6.28rad/s 
ωfm RMS measure cut-off frequency 6.28rad/s 
kpp Proportional PLL term 100 
kip Integral PLL term 1000 
ω Nominal frequency 314.16rad/s 
Control Parameters (central controller) 
kpv_sec Proportional voltage term 2.5 
kiv_sec Integral voltage term 20.5 
kpθ_sec Proportional phase term 0.2 
kiθ_sec Integral phase term 9 
Zvir Virtual impedance 20+j0 Ω 
kph Phase control coefficient 0.0001rad/VAr 
Control Parameters (DC/AC modules) 
kpv Proportional voltage term 0.55 
krv Resonant voltage term 70 
khrv 5th, 7th resonant voltage term 100,100 
kpc Proportional current term 1.2 
krc  Resonant current term 150 
khrc 5th, 7th resonant current term 30,30 
 
 
Fig. 7. Experimental setup. 
2.5 and 5, the system transient performance including AC 
critical bus voltage, active power and reactive power, is 
becoming more and more damped. The poles movement is 
drawn with the same parameter changing range are shown in 
Fig. 9(a). It can be observed that the poles are moving towards 
the real axis, which also indicates that the system is becoming 
more and more damped. 
The system performance when kiv_sec is 5, 20.5 and 50 is 
presented in Fig. 8(b). It can be observed that AC critical bus 
voltage, active power and reactive power tend to have 
oscillations, which indicates a less damped system. Poles 
movements with the same changing range, is presented in Fig. 
9(b), moving away from real axis. This means that the system is 
becoming less and less damped, which matches the 
experimental result. 
 Fig. 10(a) shows the system dynamics when kph is 0.0001, 
0.0003 and 0.0005. Actually the dynamics are almost the same  
dSpace 1006
AC/DC
Three DC/ACs
Scope
AC critical bus
PC
Isolated 
transformer
Loads
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Fig. 8. Experimental data plot in Matlab under variable kpv_sec and kiv_sec. (a) 
Variable kpv_sec (0.5, 2.5 and 5). (b) Variable kiv_sec (5, 20.5 and 50). 
 
Fig. 9. Poles movements of the system. (a) kpv_sec from 0.5 to 5. (b) ) kiv_sec from 5 
to 50. 
in the experiment. But in order to show the process clearly, 
three curves are made manually a bit separated. And it can be 
seen that all the poles of the system is kept in the same position 
(Fig. 11(a)), which means that it has no impacts on system 
performance.  
In Fig. 10(b), the impacts of the virtual resistor are depicted. 
Small impacts are observed on the active power and reactive 
power. However, it has significant impacts on the voltage sag 
amplitude in the transient process. With Rvir increasing, the 
voltage sag becomes bigger. Fig. 11(b) presents the poles 
distribution condition regarding the same Rvir variation range. 
The dominating poles have slight movements, which indicate 
that it has small impacts on the system performance. . Based on 
IEC 62040-3, the voltage sags in the transient process should be 
controlled under 10% optimally, 
 10%o vir oi R V ≤   (72) 
being io and Vo the maximum output current and nominal output 
voltage.  
In Fig. 12(a), it can be observed that when the kpθ_sec is 0.2, 1  
 
Fig. 10. Experimental data plot in Matlab under variable kph and Rvir. (a) 
Variable kph (0.0001, 0.0003 and 0.0005). (b) Variable Rvir (20, 30 and 40). 
 
Fig. 11. Poles movements of the system. (a) Rvir from 20 to 30. (b) ) kph from 
0.0001to 0.0005. 
and 2, small difference is able to be seen in AC critical bus 
voltage transient, active power transient and reactive power 
transient. Poles movement in this situation is presented in Fig. 
13(a). One pole is moving away from original point in the real 
axis and its impact on the system is becoming more and more 
unconspicuous. And the remaining dominating poles doesn’t 
move too much, which means that system performance is not 
affected too much. Fig. 13(b) shows the kiθ_sec effects on the 
poles movement. Poles tend to remove away from real axis, 
which means that the system is less and less damped, as shown 
in Fig. 12(b) experimental data. 
Besides its impacts on AC critical bus voltage transient 
process, kpθ_sec and kiθ_sec also has impact on the synchronization 
process divergence speed of the proposed online UPS system, 
which is shown in Fig. 14. In Fig. 14(a), the kiθ_sec is 10, 20 and 
30 respectively while kpθ_sec is remained fixed. It can be  
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Fig. 12. Experimental data plot in Matlab under variable kpθ_sec and kiθ_sec. (a) 
Variable kpθ_sec (0.2, 1 and 2). (b) Variable kiθ_sec (10, 20 and 30). 
 
Fig. 13. Poles movements of the system. (a) kpθ_sec from 0.2 to 2. (b) ) kiθ_sec from 
10 to 30. 
 
Fig. 14. Experimental data plot in Matlab under variable kpθ_sec and kiθ_sec. (a) 
kiθ_sec is 10, 20 and 30. (b) ) kpθ_sec is 0.2, 1.2 and 2.2. 
observed that the synchronization process tends to have 
oscillation with bigger kiθ_sec. Fig. 14(b) shows the 
synchronization process with variational kpθ_sec. While it 
increasing, the system is becoming more and more damped  
 
Fig. 15. AC critical bus voltage performance when one DC/AC breaks down. (a) 
Previous control under linear load condition. (b) Improved control under linear 
load condition. (c) Previous control under nonlinear load control. (d) Improve 
control under nonlinear control. 
without any oscillation. 
V. EXPERIMENTAL RESULTS 
By using the control parameters shown in Table I, 
experiments were carried out to validate the feasibility of the 
proposed plug’n’play control strategy. 
Fig. 15 presents the AC critical bus voltage restoration 
performance when one DC/AC is suddenly disconnected. It can 
be seen that the AC critical bus is tightly regulated to 230Vrms. 
During the transient, the voltage oscillation is kept under 15V, 
i.e. 8.6% of the nominal output voltage. In Fig. 15(a), the 
performance with previous control is presented. If one phase 
voltage of all modules are positive, for instance phase a, when 
one modules plug out without refreshing the DC/AC working 
number n, the average block output ((V1a+V2a+….Vna)/n)) will 
become small. This means that the instantaneous input of the 
controller Gv_rec becomes bigger. As a result, the output of the 
controller va_rec is bigger, which means that a bigger voltage 
reference is generated. It can be observed that va_rms had an 
overshoot. After some transient process, it reaches a random 
value that is not equal to 230V. However, with the proposed 
control, the AC critical bus voltage can be recovered to 230V as 
shown in Fig. 15(b). Also, under nonlinear load conditions, a 
similar AC critical bus voltage performance is obtained as 
shown in Figs. 15 (c) and (d). Since the voltage variation is 
quite serve under previous control, the y axis in Fig. 15 between 
previous control and improved control are different.  
Since there is a low pass filter in the RMS value calculation 
block, the voltage transient process is slowed and it cannot 
precisely reflect the UPS output voltage performance. So that 
real-time voltage performance is obtained through scope to 
evaluate the plug’n’play performance. At the same time, power 
sharing performance between modules is also presented in Fig. 
16. At ta, DC/AC #3 is order to plug in and plug out at tb. The 
active power is well shared among the modules, as well as the 
reactive power. At tc and td, a similar operation was carried out  
(a) (b)
0 1 2 3 4 5 6
265
270
275
280
285
Time (s)
Vo
lta
ge
 (V
)
 
 
Vα1
Vα2
Vα3
0 1 2 3 4 5 6
0
100
200
300
400
500
Time (s)
Re
ac
tiv
e 
Po
w
er
 (V
Ar
)
 
 
Qm11
Qm12
Qm13
0 1 2 3 4 5 6
200
400
600
800
1000
1200
Time (s)
Ac
tiv
e 
Po
w
er
 (W
)
 
 
Pm11
Pm12
Pm13
0 1 2 3 4 5 6
-100
0
100
200
300
400
500
Time (s)
Re
ac
tiv
e 
Po
w
er
 (V
Ar
)
 
 
Qm11
Qm12
Qm13
0 1 2 3 4 5 6
0
200
400
600
800
1000
1200
Time (s)
Ac
tiv
e 
Po
w
er
 (W
)
 
 
Pm11
Pm12
Pm13
0 1 2 3 4 5 6
270
272
274
276
278
280
282
284
Time (s)
Vo
lta
ge
 (V
)
 
 
Vα1
Vα2
Vα3
AC
 b
us
 v
ol
ta
ge
Ac
tiv
e 
Po
we
r
Re
ac
tiv
e 
Po
we
r
-100 -90 -80 -70 -60 -50 -40 -30 -20 -10 0
-25
-20
-15
-10
-5
0
5
10
15
20
25
Real Axis
Im
ag
in
ar
y 
Ax
is
With kiθ_sec changing 
from 10 to 30 
-250 -200 -150 -100 -50 0 50
-4
-3
-2
-1
0
1
2
3
4
Real Aixs
Im
ag
in
ar
y 
Ax
is
With kpθ_sec changing 
from 0.1 to 2 
(b)(a)
0 1 2 3 4 5 6
-1
0
1
2
3
4
5
6
7
Time(s)
Ph
as
e 
Er
ro
r
(b)(a)
0 1 2 3 4 5 6
-1
0
1
2
3
4
5
6
7
Time(s)
Ph
as
e 
Er
ro
r
(a) (b)
(c) (d)
Va_rms
Vb_rmsVc_rms
Va_rms
Vb_rms
Vc_rms
Va_rms
Vb_rmsVc_rms
Va_rms
Vb_rmsVc_rms
RM
S 
vo
lta
ge
 (V
)
RM
S 
vo
lta
ge
 (V
)
RM
S 
vo
lta
ge
 (V
)
RM
S 
vo
lta
ge
 (V
)
Previous Control Improved Control
> REPLACE THIS LINE WITH YOUR PAPER IDENTIFICATION NUMBER (DOUBLE-CLICK HERE TO EDIT) < 
 
11 
 
Fig. 16. Power sharing performance in case of module plugging in and out. (a) 
Active power sharing when module #3 plug in and out. (b) Reactive power 
sharing when module #3 plug in and out. (c) Active power sharing when 
module #2 plug in and out. (d) Reactive power sharing when module #2 plug in 
and out. 
 
TABLE II 
TRANSIENT TIME REQUIREMENT IN IEC-62040-3  
 Voltage overshoot or sag (%) Duration time (ms) 
Linear Load 
14% (overshoot or sag) 20-40 
12% (overshoot or sag) 40-60 
11% (overshoot or sag) 60-100 
10% (overshoot or sag) 100-1000 
Nonlinear Load 
12% (overshoot) /27% (sag) 40-60 
11% (overshoot) /27% (sag) 60-100 
10% (overshoot) /20% (sag) 100-1000 
 
 
Fig. 17. System output voltage transient performance in case of DC/AC module 
plugging in and out. (a) Transient at ta. (b) Transient at tb.  
 
Fig. 18. Synchronization process. (a) Overall Process. (b) Transient at te. (c) 
Transient at tf. (d) Transient at tg. 
for DC/AC #2. It can be observed that both active power and 
reactive power are well shared. AC bus voltage transient 
behaviors during this two modules operation are presented in 
Fig. 17 and evaluated according to IEC 62040-3 [2]. 
Fig. 17(a) depicts the UPS output voltage transient 
performance at ta. It can be observed that the whole transient 
time duration is around 70ms. The voltage overshoot when 
DC/AC #3 is reconnected is around 40V, as shown in Fig. 17(a), 
which is around 5.21% ((605V-575V)/575V) of the nominal 
output voltage value. According to the standard shown in 
TABLE II, if the voltage overshoot is less than 10% of the 
nominal value, the transient duration time is in the range of 
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100ms – 1000ms when the load is either linear or nonlinear. 
Consequently, it can be concluded that the system performance 
meets the standard IEC 62040-3 [2].  
Synchronization performance of the system was also tested 
as shown in Fig. 18. Line-to-line voltage of phase a and b of the 
utility and proposed online UPS system is presented. It can be 
observed that the phase errors are reduced smoothly without 
causing any voltage oscillation. 
VI. CONCLUSION 
This paper presents an improved control strategy for modular 
online UPS system, which aims at achieving plug’n’play 
capability. This control features allows the system to be 
maintained with less difficulty, such as serious AC critical bus 
voltage oscillation, unbalanced power sharing performance, 
synchronization problems with the utility and so on. The 
modules that need to be maintained can be stopped or started 
randomly without affecting the AC critical bus voltage. Besides 
the accurate active and reactive power sharing performance, the 
proposed control strategy presents a faster dynamic 
performance in case of module plugging out and in compared 
with the control methods proposed before according to IEC 
62040-3. Moreover, a recovery and synchronization capability 
is achieved without using PLL. Experiments results are 
provided to validate the proposed control strategy. A detailed 
small signal model is derived to analyze the critical parameters 
impact on system performance using experimental data, which 
is able to be treated as a guidance to design the system. 
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